## Statement of reasons for allowance

Claims 27-29,33-35,39-47,51-56, have been allowed.

Although there have been few relevant circuits in the art closely related to the claimed invention, the interconnection of the three transistors in the claimed pulse output circuit in display circuit application and the output as a result of the interconnection has not been rendered obvious or taught by the prior arts.

To discuss few, the circuit in US 2002/0158666 has similar interconnections between transistors (202, 203 and 204) respectively as transistors (101, 102, 103) in the application. However, transistor (202) can only transmit "0" voltage upon turning on by the input signal at the gate. Therefore, the analogous power ground potential cannot be considered as the claimed "second signal input section" which has different values in composition.

PN: 6,686,899 discloses a closely related circuit in figure 10A. However, the VBIAS seems to only have the function of turning the NMOS1 and NMOS2 on and off rather than additional function beyond that. Although a valid argument can be presented to the effect that a gate voltage in essence is a turning on and off voltage with no other significant function, the fact that NMOS2's source/drain node is rather in contact with the Vin terminal instead of the VSS or ground terminal as in the claimed invention. Therefore, the voltage level at N2 variably depends on the value of VIN rather than on the constant ground potential as in the claimed invention.

Figure 2A in US 2005/0051802 on the hand can be considered a close art to the claimed invention, at least partially. However, the gate of transistor (151) is in contact

Art Unit: 2826

with a constant power voltage (VDD) rather than on variable voltage signal (CKA) as in the claimed invention. Besides, a different voltage (IN) turns on/off transistor (153) rather than a common signal for both transistors (151 and 153).

The front-page circuit in US 2003/0034806 is also another closely related configuration to the claimed invention. However, the Sample Pulse's connection to the gate of transistor (102) and the capacitors' ground node qualitatively separate it from the claimed invention in terms of performance.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fetsum Abraham whose telephone number is: 571-272-1911. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915.

Fetsum Ahraham

16/05